San Pablo Catholic University (UCSP) Undergraduate Program in Computer Science SILABO

CS221. Computer Architecture (Mandatory)

San Pablo		
2021-I 1. General information		
1.1 School	:	Ciencia de la Computación
1.2 Course	:	CS221. Computer Architecture
1.3 Semester	:	3^{er} Semestre.
1.4 Prerrequisites	:	CS1D2. Discrete Structures II. $(2^{nd}$ Sem)
1.5 Type of course	:	Mandatory
1.6 Learning modality	:	Virtual
1.7 Horas	:	2 HT; 2 HL;
1.8 Credits	:	3

2. Professors

Lecturer

Iniversided Catélies

Yván Jesús Túpac Valdivia <ytupac@ucsp.edu.pe>

 PhD in Ingeniería Eléctrica, Pontificia Universidad Católica de Rio de Janeiro, Brasil, 2005.

3. Course foundation

A computer scientist must have a solid knowledge of the organization and design principles of diverse computer systems, by understanding the limitations of modern systems they could propose next-gen paradigms. This course teaches the basics and principles of Computer Architecture. This class addreses digital logic design, basics of Computer Architecture and processor design (Instruction Set architecture, microarchitecture, out-of-order execution, branch prediction), execution paradigms (superscalar, dataflow, VLIW, SIMD, GPUs, systolic, multithreading) and memory system organization.

4. Summary

1. Digital logic and digital systems 2. Machine level representation of data 3. Assembly level machine organization 4. Functional organization 5. Memory system organization and architecture 6. Interfacing and communication 7. Multiprocessing and alternative architectures 8. Performance enhancements

5. Generales Goals

- Provide a first approach in Computer Architecture.
- Study the design and evolution of computer architectures, which lead to modern approaches and implementations in computing systems.
- Provide fine-grained details of computer hardware, and its relation with software execution.
- Implement a simple microprocessor using Verilog language.

6. Contribution to Outcomes

This discipline contributes to the achievement of the following outcomes:

- b) An ability to design and conduct experiments, as well as to analyze and interpret data. (Usage)
- i) An ability to use the techniques, skills, and modern computing tools necessary for computing practice. (Assessment)

7. Content

Competences:		
Content	Generales Goals	
 Bits, bytes, and words Numeric data representation and number bases Fixed- and floating-point systems Signed and twos-complement representations Representation of non-numeric data (character codes, graphical data) Representation of registers and arrays 	 Explain why everything is data, including instructions, in computers [Assessment] Explain the reasons for using alternative formats to represent numerical data [Familiarity] Describe how negative integers are stored in sign-magnitude and twos-complement representations [Usage] Explain how fixed-length number representations affect accuracy and precision [Usage] Describe the internal representation of non-numeric data, such as characters, strings, records, and arrays [Usage] Convert numerical data from one format to another [Usage] 	
Readings: D. Harris and S. Harris (2012), Patt J.Ashenden (2007), Hennessy and Patterson (2006), Parha	and Patel (2005), Patterson and Hennessy (2004),	

Competences: b Content Generales Goals		
 Basic organization of the von Neumann machine Control unit; instruction fetch, decode, and execution Instruction sets and types (data manipulation, con- 	 Explain the organization of the classical von Nemann machine and its major functional units [Fmiliarity] Describe how an instruction is executed in a classic 	
 Instruction sets and types (data manpulation, control, I/O) Assembly/machine language programming Instruction formats Addressing modes 	 von Neumann machine, with extensions for thread multiprocessor synchronization, and SIMD exection [Familiarity] Describe instruction level parallelism and hazard and how they are managed in typical process pipelines [Familiarity] 	
 Subroutine call and return mechanisms I/O and interrupts Heap vs. Static vs. Stack vs. Code segments 	 Summarize how instructions are represented at bo the machine level and in the context of a symbo assembler [Familiarity] Demonstrate how to map between high-level la guage patterns into assembly/machine language n tations [Usage] 	
	 Explain different instruction formats, such as a dresses per instruction and variable length vs fix length formats [Usage] Explain how subroutine calls are handled at the a sembly level [Usage] 	
	 Explain the basic concepts of interrupts and I/O or erations [Familiarity] Write simple assembly language program segmer [Usage] Show how fundamental high-level programming constructs are implemented at the machine-langua level [Usage] 	

Competences: b		
Content	Generales Goals	
 Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution Control unit: microprogrammed Instruction pipelining Introduction to instruction-level parallelism (ILP) 	 Compare alternative implementation of datapath [Assessment] Discuss the concept of control points and the generation of control signals using hardwired or microprogrammed implementations [Familiarity] Explain basic instruction level parallelism usin pipelining and the major hazards that may occur [Usage] Design and implement a complete processor, including datapath and control [Usage] Determine, for a given processor and memory syster implementation, the average cycles per instructio [Assessment] 	

Readings: D. Harris and S. Harris (2012), Patt and Patel (2005), Patterson and Hennessy (2004 J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

UNIT 5: Memory system organization and architecture (8) Competences: b			
Generales Goals			
 Identify the main types of memory technology (eg SRAM, DRAM, Flash, magnetic disk) and their relative cost and performance [Familiarity] Explain the effect of memory latency on running time [Familiarity] Describe how the use of memory hierarchy (cache virtual memory) is used to reduce the effective memory latency [Usage] 			
 Describe the principles of memory management [Us age] Explain the workings of a system with virtual memory management [Usage] 			
• Compute Average Memory Access Time under a variety of cache and memory configurations and mixed of instruction and data references [Assessment]			

Readings: D. Harris and S. Harris (2012), Patt and Patel (2005), Patterson and Hennessy (2004), J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

Competences: b,i		
Content	Generales Goals	
 I/O fundamentals: handshaking, buffering, pro- grammed I/O, interrupt-driven I/O Interrupt structures: vectored and prioritized, inter- rupt acknowledgment External storage, physical organization, and drives Buses: bus protocols, arbitration, direct-memory ac- cess (DMA) Introduction to networks: communications networks as another layer of remote access Multimedia support RAID architectures 	 Explain how interrupts are used to implement I/c control and data transfers [Familiarity] Identify various types of buses in a computer system [Familiarity] Describe data access from a magnetic disk drive [Us age] Compare common network organizations, such a ethernet/bus, ring, switched vs routed [Assessment Identify the cross-layer interfaces needed for mu timedia access and presentation, from image fetch from remote storage, through transport over a communications network, to staging into local memory and final presentation to a graphical display [Familiarity] Describe the advantages and limitations of RAID a chitectures [Familiarity] 	

Readings: D. Harris and S. Harris (2012), Patt and Patel (2005), Patterson and Hennessy (2004), J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

UNIT 7: Multiprocessing and alternative architectures (8) Competences: i

Competences: i		
Content	Generales Goals	
 Power Law Example SIMD and MIMD instruction sets and architectures Interconnection networks (hypercube, shuffle-exchange, mesh, crossbar) Shared multiprocessor memory systems and memory consistency Multiprocessor cache coherence 	 Discuss the concept of parallel processing beyond the classical von Neumann model [Assessment] Describe alternative parallel architectures such as SIMD and MIMD [Familiarity] Explain the concept of interconnection networks and characterize different approaches [Usage] Discuss the special concerns that multiprocessing systems present with respect to memory management and describe how these are addressed [Familiarity] Describe the differences between memory backplane, processor memory interconnect, and remote memory via networks, their implications for access latency and impact on program performance [Assessment] 	
-	and Patel (2005), Patterson and Hennessy (2004),	
J.Ashenden (2007), Hennessy and Patterson (2006), Parha	mi (2005), Stalings (2010), P.Chu (2006)	

Content	Generales Goals
 Superscalar architecture Branch prediction, Speculative execution, Out-of-order execution Prefetching Vector processors and GPUs Hardware support for multithreading Scalability Alternative architectures, such as VLIW/EPIC, and Accelerators and other kinds of Special-Purpose Processors 	 Describe superscalar architectures and their advantages [Familiarity] Explain the concept of branch prediction and its utility [Usage] Characterize the costs and benefits of prefetchin [Assessment] Explain speculative execution and identify the conditions that justify it [Assessment] Discuss the performance advantages that multithreading offered in an architecture along with the factors that make it difficult to derive maximum bernefits from this approach [Assessment] Describe the relevance of scalability to performance [Assessment]

J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

8. Methodology

El profesor del curso presentará clases teóricas de los temas señalados en el programa propiciando la intervención de los alumnos.

El profesor del curso presentará demostraciones para fundamentar clases teóricas.

El profesor y los alumnos realizarán prácticas

Los alumnos deberán asistir a clase habiendo leído lo que el profesor va a presentar. De esta manera se facilitará la comprensión y los estudiantes estarán en mejores condiciones de hacer consultas en clase.

9. Assessment

Continuous Assessment 1 : 20 %

Partial Exam : 30 %

Continuous Assessment 2:20%

Final exam : 30%

References

- Harris, David and Sarah Harris (2012). Digital Design and Computer Architecture. 2nd. Morgan Kaufmann. ISBN: 978-0123944245.
- Hennessy, J. L. and D. A. Patterson (2006). Computer Architecture: A Quantitative Approach. 4th. Morgan Kaufman: San Mateo, CA.
- J.Ashenden, Peter (2007). Digital Design (Verilog): An Embedded Systems Approach Using Verilog. Morgan Kaufmann. ISBN: 978-0123695277.

P.Chu, Pong (2006). RTL Hardware Design Using VHDL. 1st. Wiley-Interscience.

Parhami, Behrooz (2005). Computer Architecture: From Microprocessors to Supercomputers. Oxford Univ. Press: New York. ISBN: ISBN 0-19-515455-X.

Patt, Yale N and Sanjay J Patel (2005). Introduction to Computing Systems. 2nd. McGraw Hill.

- Patterson, D. A. and J. L. Hennessy (2004). Computer Organization and Design: The Hardware/Software Interface. 3rd ed. Morgan Kaufman: San Mateo, CA.
- Stalings, William (2010). Computer Organization and Architecture: Designing for Performance. 8th. Prentice Hall: Upper Saddle River, NJ.